



The Recorded Signal										
■ Floa	iting Point Data	1								
	A Command Window									
	Ele Edit Debug Qestop Mondow Help ▼ Image: New to MATLAB? Watch this <u>Video</u> , see Demos, or read <u>Getting Started</u> . × ×									
	-0.3147 -0.0433 -1.2031 -1.1031 -0.0307 -0.4433 -0.1031 *									
	Columns 568 through 574									
	-9.0483 -9.2978 -9.5106 -9.6858 -9.8229 -9.9211 -9.9803									
	Columns 575 through 581									
	-10.0000 -9.9803 -9.9211 -9.8229 -9.6858 -9.5106 -9.2978									
	Columns 582 through 588									
	-9.0483 -8.7631 -8.4433 -8.0902 -7.7051 -7.2897 -6.8455									
	Columns 500 through 505									
	-6.3742 -5.8779 -5.3583 -4.8175 -4.2578 -3.6812 -3.0902									
	Columns 596 through 602									
	-2.4869 -1.8738 -1.2533 -0.6279 -0.0000 0.6279 1.2533									
	Columns 603 through 609									
	1.8738 2.4869 3.0902 3.6812 4.2578 4.8175 5.3583									
	Columns 610 through 616									
	5.8779 6.3742 6.8455 7.2897 7.7051 8.0902 8.4433									
Vision Measurement Technologies	Columns £17 through £23									





Actual Recorded 8-bit Data

	Command Window	La Loga		1.000	_ 0	X
	le Edit Debug Desktop 🛽	jindow <u>H</u> elp				
	New to MATLAB? Watch this Vi	deo, see <u>Demos</u> , o	r read <u>Getting Started</u> .			×
	-119 -122 -124 -126 -	-127 -128 -12	8 -128 -127 -126	-124 -122 -119	-116 -112 -108	s •
	Columns 785 through	800				
	-104 -99 -93 -88	-82 -75 -6	9 -62 -54 -47	-40 -32 -24	-16 -8 (
	Columns 801 through	816				
	8 16 24 32	40 47 5	4 62 69 75	82 88 93	99 104 108	3
	Columns 817 through	832				
	112 116 119 122	124 126 12	7 127 127 127	127 126 124	122 119 114	5
	Columns 833 through	848				
	112 108 104 99	93 88 8	2 75 69 62	54 47 40	32 24 16	5
	Columns 849 through	864				
	8 0 -8 -16	-24 -32 -4	0 -47 -54 -62	-69 -75 -82	-88 -93 -99	9
	Columns 865 through	880				
	-104 -108 -112 -116 -	-119 -122 -12	4 -126 -127 -128	-128 -128 -127	-126 -124 -122	2
	Columns 881 through	896				
	-119 -116 -112 -108 -	-104 -99 -9	3 -88 -82 -75	-69 -62 -54	-47 -40 -32	2 -
Sinn Measurement Technol						OVR .


















Shannon Sampling Theorem

Reprinted with corrections from The Bell System Technical Journal, Vol. 27, pp. 379–423, 623–656, July, October, 1948.

A Mathematical Theory of Communication

By C. E. SHANNON

INTRODUCTION

INTRODUCTION

The recent development of various methods of modulation such as PCM and PPM which exchange
bandwidth for signal-to-noise ratio has intensified the interest in a general theory of communication. A
basis for such a theory is contained in the important papers of Nyquist⁴ and Hartley² on this subject. In the
prevent paper we will extend the theory to include a number of new factors, in particular the effect of noise
in the channel, and the savings possible due to the statistical structure of the original message and due to the
nume of the final destination of the information.

The findamental problem of communication is that of reproducing at one point either exactly or approximately a message selected at another point. Frequently the messages have meaning, that is they refer
to or are correlated according to some system with certain physical or conceptual entities. These semantic
aspects of communication are irrelevant to the engineering problem. The significant aspect is that the activation of possible messages. The system must be designed to operate for each
possible selection, not just the one which will actually be chosen since this is unknown at the time of design.
If the number of messages in the set is finite then this number or any monotonic function of this number
can be regarded as a measure of the information produced when one message is chosen from the set, all
choices being equally likely. As was pointed out by Hartley the most natural choice is the loganthmic
function. Although this definition must be generalized considerably when we consider the influence of the
statistics of the message and when we have a continuous range of messages.

essentially logarithmic measure.

The logarithmic measure is more convenient for various reasons:




Measurement

Shannon Sampling Theorem

- The Nyquist–Shannon sampling theorem, also known as Whittaker-Shannon sampling theorem, is a fundamental result in the field of information theory, in particular telecommunications.
 - In addition to E. T. Whittaker (statistical theorem published 1915), Claude Shannon and Harry Nyquist, it is also attributed to Kotelnikov, and sometimes referred to as, simply, the sampling theorem.

VISION Measurement Technologies





VISION Measurement Technologies

Claude Elwood Shannon

(April 30, <u>1916</u> – February 24, 2001), an <u>American electrical</u> <u>engineer</u> and <u>mathematician</u>, has been called "the father of <u>information theory</u>", and was the founder of practical <u>digital</u> circuit design theory.

25

26

http://www.wikipedia.org







Edmund Taylor Whittaker (24 October 1873 - 24 March 1956) was an English mathematician, who contributed widely to applied mathematics, mathematical physics and the theory of special functions. He had a particular interest in numerical analysis, but also worked on celestial mechanics and the history of applied mathematics and the history of physics. He was born in Southport, in Merseyside.

http://www.lms.ac.uk/newsletter/328/328_09.html

VISION Measurement Technologies









Shannon Sampling Theorem

- A signal that is bandlimited is constrained in terms of how fast it can change and therefore how much detail it can convey in between discrete moments of time.
- The sampling theorem means that the discrete samples are a complete representation of the signal if the bandwidth is less than half the sampling rate, which is referred to as the <u>Nyquist frequency</u>.
- Frequency components that are above the Nyquist frequency are subject to a phenomenon called <u>aliasing</u>, which is undesirable in most applications. The severity of the problem depends on the relative strength of the aliased components.


29


vision Measurement Technologies



































































































PIN DE	ESCRIPT	TIONS	
PIN #	NAME	DIGITAL I/O	DESCRIPTION
1 2	R1 _{IN} AGND1		Analog Input. See Figure 7. Analog Sense Ground
3	R2 _{IN}		Analog Senas Ground Analog Input. See Figure 7.
4	CAP		Reference Buffer Output. 2.2µF tantalum capacitor to ground.
5	REF		Reference input/Output, 2.2µF tantalum capacitor to ground.
-			
6	AGND2 SB/BTC		Analog Ground
			Selects Straight Binary or Binary Two's Complement for Output Data Format.
8	EXT/INT	I.	External/Internal data clock select.
9	D7	0	Data Bit 3 if BYTE is HIGH. Data bit 11 (MSB) if BYTE is LOW. H-Z when CS is HIGH and/or R/C is LOW. Leave unconnected when using serial output.
10	D6	0	Data Bit 2 if BYTE is HIGH. Data bit 10 if BYTE is LOW. Hi-Z when CS is HIGH and/cr R/C is LOW.
11	D5	υ	Data Bit 1 if BYTE is HIGH. Data bit 9 if BYTE is LOW. Hi-2 when CS is HIGH and/or R/C is LOW.
12	D4	0	Data Bit 0 (LSB) if BYTE is HIGH. Data bit 8 if BYTE is LOW. Hi-Z when CS is HIGH and/or R/C is LOW.
13	D3	0	LOW If BYTE is HIGH Data bit 7 if BYTE is LOW. Hi-7 when CS is HIGH and/or R/C is LOW
14	DGND		Digital Ground
15	D2	0	LOW If BYTE is HIGH. Data bit 6 if BYTE is LOW. H-Z when CS is HIGH and/or R/C is LOW.
16	D1	ō	LOW I BYTE IS HIGH. Data bit 5 If BYTE IS LOW. HZ when CS IS HIGH and/or R/C IS LOW.
17	D0	ō	LOW If BYTE is HIGH. Data bit 4 if BYTE is LOW. HI-Z when CS is HIGH and/or R/C is LOW.
18	DATACLK	NO.	Data Clock Output when EXT/INT is LOW. Data clock input when EXT/INT is HIGH.
19	SDATA	õ	Serial Output Synchronized to DATACLK
20	TAG	ĭ	Serial Input When Using an External Data Clock
20	BYTE	i	Selects 8 most significant bits (LOW) or 4 least significant bits (HIGH) on parallel output pins.
22	RC	i	With CS LOW and BUSY HIGH, a Falling Edge on R/C Initiates a New Conversion, With CS LOW, a rising edge on
22	100	'	enables the parallel output.
23	CS	1	Internally OR'ed with R/C. If R/C is LOW, a failing edge on CS initiates a new conversion. If EXT/INT is LOW, this sa
2.5	6	'	
24	BUSY	0	falling edge will start the transmission of serial data results from the previous conversion. At the start of a conversion, DUSY goes LOW and stays LCW until the conversion is completed and the digital outpu
24	DUSY	0	At the start of a conversion, DUSY goes LOW and stays LOW until the conversion is completed and the digital output have been updated
25	PWRD		PWRD HIGH shuts down all analog circuitry except the reference. Digital circuitry remains active.
26	REFD	I	REFD HIGH shuts down the internal reference. External reference will be required for conversions.
27	VANA		Analog Supply. Nominally +5V. Decouple with 0.1µF ceramic and 10µF tantalum capacitors.
28	VDIG		Digital Supply. Nominally ⊨5V. Connect directly to pin 27. Must be ≤ V _{ANA} .



			ADS7806P,	U	ADS7806PB, UB			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	U
RESOLUTION				12			*	
ANALOG INPUT								
Voltage Ranges					+5, 0 to +4			
Impedance Capacitance			35	(566	Table I)	*		
· · · · · · · · · · · · · · · · · · ·						-1-		
THROUGHPUT SPEED Conversion Time				20			*	
Complete Cycle	Acquire and Convert			20			*	
Throughput Rate		40			*			
DC ACCURACY								Τ
Integral Linearity Error			±0.15	±0.9		*	±0.45	L
Differential Linearity Error			±0.15	±0.9		*	±0.45	
No Missing Codes			Tested			*		
Transition Noise ⁽²⁾			0.1			*		
Gain Error Full-Scale Error ^(3,4)			±0.2	±0.5		±0.1	±0.25	
Full-Scale Error Drift			±7	±0.5		±5	10.25	pr
Full-Scale Error ^(3,4)	Ext. 2.5000V Ref		-1	±0.5		10	±0.25	PF
Full-Scale Error Drift	Ext. 2.5000V Ref		+0.5	7010		*	10.20	pr
Bipolar Zero Error ⁽³⁾	±10V Range			±10			*	P P
Bipolar Zero Error Drift	±10V Range		±0.5			*		p
Unipolar Zero Error ⁽³⁾	0V to 5V, 0V to 4V Ranges			±3			*	
Unipolar Zero Error Drift	0V to 5V, 0V to 4V Ranges		±0.5			*		pp
Recovery Time to Rated Accuracy	2.2µF Capacitor to CAP		1			*		
from Power-Down ⁽⁵⁾								
Power-Supply Sensitivity (V _{DIG} = V _{ANA} = V _S)	+4.75V < V _S < +5.25V			±0.5			*	









		DDC112U,	Y	DDC112UK, YK				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ANALOG INPUTS External, Positive Full-Scale Range 0 Internal, Positive Full-Scale Range 2 Range 2 Range 3 Range 4 Range 5 Range 5 Range 7 Negative Full-Scale Input	C _{EXT} = 250pF	47.5 95 142.5 190 237.5 285 332.5 -0.4	50 100 150 250 350 % of Positi	1000 52.5 105 157.5 210 262.5 315 367.5 ve FS	* * * * * *	* * * * * * * *	* *****	рС Од Од Од Од Од Од
DYNAMIC CHARACTERISTICS Conversion Rate Integration Time, T _{INT} Integration Time, I _{INT} System Clock Input (CLK) Data Clock (DCLK)	Continuous Mode Non-Continuous Mode	500 50 1	10	2 1,000,000 12 12) 333.3 *	*	3 * 15 15	kHz μs μs MHz MHz
ACCURACY Noise, Low-Level Current Input ⁽¹⁾ Differential Linearity Error Integral Linearity Error ⁽⁴⁾	C _{SENSOR} ⁽²⁾ = 0pF, Range 5 (250pC) C _{SENSOR} = 25pF, Range 5 (250pC) C _{SENSOR} = 50pF, Range 5 (250pC)	±0.00	FSR (max	ng ±0.5ppm		* * * *	7 *	ppm of FSR ⁽³⁾ , ppm of FSR, ppm of FSR,
Measurement Techno	logies		FSR (typ))	*)

DDC112 Data sheet (cont.)

Differential Linearity Error Integral Linearity Error ⁽⁴⁾	C _{SENSOR} = 50pF, Range 5 (250pC)	±0.00	4.2 5% Readin FSR (max) 5% Readin FSR (typ)	g ±0.5ppm		*	7 *	ppm of FSR, rms	
No Missing Codes Input Bias Current Range Error Range Froror Match ⁽⁵⁾ Range Sensitivity to V _{REF} Offset Error Offset Error Match ⁽⁵⁾ DC Bias Voltage ⁽⁶⁾ (Input V _{os}) Power-Supply Rejection Ratio Internal Test Accuracy	T _A = +25°C Range 5 (250pC) All Ranges V _{REF} = 4,096 =0.1V Range 5, (250pC)		5% Readin FSR (max) 20 0.1 1:1 ±200 ±100 ±0.05 ±25 13 ±10			** ******	* * ±600 *	Bits pA % of FSR % of FSR ppm of FSR ppm of FSR/V ppm of FSR/V pC %	
PERFORMANCE OVER TEMPE Offset Drift Stability DC Bias Voltage Drift Input Bias Current Drift Input Bias Current Range Drift ⁷⁰ Range Drift Match ⁽⁶⁾	RATURE Applied to Sensor Input +25°C to +45°C T _A = +75°C Range 5 (250pC) Range 5 (250pC)	Q	±0.5 ±0.2 3 0.01 2 25 ±0.05	1 ⁽¹⁰⁾ 50 ⁽¹⁰⁾	0	* 1 * * 25 *	±3(10) ±0.7(10) * * 50(10)	ppm of FSR/⊭C ppm of FSR/minute µV/⊭C pA/⊭C pA/ ppm/⊭C ppm/⊭C	
REFERENCE Voltage Input Current ⁽⁸⁾	T _{INT} = 500μs	4.000	4.096 150	4.200	*	* 225	* 275	V μA	\sim
VISION Measurement T	echnologies	\mathbf{V}			5			6	9













Charge-Digitizing A/D














Analog Device AD7190


FEATURES н.


- RMS noise: 8.5 nV @ 4.7 Hz (gain = 128)
- 16 noise free bits @ 2.4 kHz (gain = 128)
- Up to 22.5 noise free bits . (gain = 1)
- Offset drift: 5 nV/°C н.
- Gain drift: 1 ppm/°C
- Specified drift over time
- 2 differential/4 pseudo differential input channels
- Automatic channel sequencer Programmable gain (1 to 128)
- Output data rate: 4.7 Hz to 4.8
- kHz
- Internal or external clock н.
- Simultaneous 50 Hz/60 Hz rejection


VISION Measurement Technologies outputs


- Power supply
- AVDD: 4.75 V to 5.25 V
- DVDD: 2.7 V to 5.25 V
- Current: 6 mA ■ Temperature range: -40°C to
- +105°C
- Interface
- 3-wire serial
- SPI, QSPI[™], MICROWIRE[™], and DSP compatible
- Schmitt trigger on SCLK
- APPLICATIONS
 - Weigh scales
 - Strain gauge transducers
 - Pressure measurement
 - Temperature measurement













Hold-to-sample transition errors

 Acquisition time – time required for the S/H to acquire and than track the input signal after the "sample" commend.

